

**SANT GADGE BABA AMRVATI UNIVERSITY, AMRAVATI**  
**Summer Examination 2020**  
**HVPM's College of Engineering and Technology, Amravati**  
**Department of Electronics & Tele communication Engineering**  
**Bachelor of Engineering Sem. :- VII**

**Subject :- VLSI DESIGN**

**Code :- 7XT04(10630)**

**Instructions:-**

- 1) Solve any two questions**
- 2) All question carry equal marks**

---

**Q1.**

- |  |                        |
|--|------------------------|
| a) Explain advantages and applications of VLSI.  | <b>02 Credit Point</b> |
| b) Using suitable examples explain various modeling styles used in VHDL which style is said to be 'target technology independent' and why? | <b>02 Credit Point</b> |
| a) Develop a VHDL code for 2:4 decoder in structural type of modeling  | <b>02 Credit Point</b> |
| b) Compare CPLD and FPGA   | <b>02 Credit Point</b> |
| c) With the help of neat sketch. Explain physical structure of MOS transistor  | <b>01 Credit Point</b> |
| d) Explain n. well process with suitable diagrams  | <b>01 Credit Point</b> |

**Q2.**

- |   |                        |
|---|------------------------|
| a) What is difference between combinational and sequential circuit.                           | <b>02 Credit Point</b> |
| b) Explain the following with example :<br>(i) process<br>(ii) case<br>(iii) if<br>(iv) loop. | <b>02 Credit Point</b> |
| c) Explain predefined Attributes used in VHDL.  | <b>02 Credit Point</b> |
| d) Draw and explain architecture of CPLD  | <b>02 Credit Point</b> |
| e) What are the advantages of CMOS logic families over the other logic families ?             | <b>01 Credit Point</b> |
| f) Explain MESi protocol  | <b>01 Credit Point</b> |

**Q3.**

- |   |                        |
|---|------------------------|
| a) What is Moore's law? Explain it in brief.    | <b>02 Credit Point</b> |
| b) Explain VLSI Design flow in detail           | <b>02 Credit Point</b> |
| c) Compare function and procedure used in VHDL  | <b>02 Credit Point</b> |
| d) Explain switch matrix in CPLD                | <b>02 Credit Point</b> |
| e) Explain DC characteristics of CMOS inverter. | <b>01 Credit Point</b> |
| f) Explain twin tube process                    | <b>01 Credit Point</b> |

**Q4.**

- a) Explain IP Life cycle in detail. **02 Credit Point**
- b) Write a VHDL code for 3 : 8 decoder using data flow style of modeling. **02 Credit Point**
- c) How generics are used in VHDL ? Explain in detail with suitable example. **02 Credit Point**
- d) Explain Altera max 7000 CPLD **02 Credit Point**
- e) Draw and explain the basic CMOS layout for NOR gate **01 Credit Point**
- f) Explain  $\lambda$  based design rule for manufacturing of CMOS circuits. **01 Credit Point**